Intel’s Artificial Intelligence chip comeback: 2nm Jaguar Shores to rival Nvidia

Intel is reportedly preparing new artificial intelligence semiconductors built on its 2nm Intel Foundry process under the Jaguar Shores codename, a move positioned to challenge Nvidia.

Intel is reportedly developing new artificial intelligence chips on its 2nm Intel Foundry process, with the effort codenamed Jaguar Shores. The initiative is framed as a comeback play for Intel in high-performance artificial intelligence silicon and is explicitly positioned to compete with industry leader Nvidia. The report, cited by Digitimes Asia from Wccftech, signals that Intel aims to put cutting-edge process technology at the center of its strategy to reassert competitiveness in accelerated computing.

The article highlights the rivalry with Nvidia as the key backdrop for Jaguar Shores, underscoring Intel’s intent to align its next-generation designs with advanced manufacturing at the 2nm node. While the preview notes that the information originates from Wccftech, it also mentions there are uncertainties surrounding the effort, without detailing what those uncertainties are in the publicly visible portion. Even so, the naming and process disclosure in the teaser point to a program that seeks to close the performance and efficiency gap with current market leaders.

The story is presented as subscriber-only content, with the public section offering a brief outline: Intel’s 2nm Intel Foundry-built Jaguar Shores chips are in the works and targeted squarely at Nvidia’s dominance in artificial intelligence hardware. Further specifics on timelines, architectures, or market rollout are not available outside the paywall. Authored from Taipei and published on August 25, 2025, the piece places Intel’s upcoming portfolio in the broader context of the company’s efforts to regain ground in data center and accelerated computing, inviting subscribers to access deeper technical and market details.

50

Impact Score

JEDEC outlines LPDDR6 expansion for data centers

JEDEC has previewed planned updates to LPDDR6 aimed at pushing the memory standard beyond mobile devices and into selected data center and accelerated computing use cases. The roadmap includes higher-capacity packaging options, flexible metadata support, 512 GB densities, and a new SOCAMM2 module standard.

Tsmc debuts A13 process technology

Tsmc has introduced its A13 process at its 2026 North America Technology Symposium as a tighter version of A14 aimed at next-generation Artificial Intelligence, high performance computing, and mobile designs. The company positions the node as a more compact and efficient option with backward-compatible design rules for faster migration.

Google unveils eighth-generation tensor processor units

Google introduced its eighth generation of custom tensor processor units with separate designs for training and inference. The new TPU 8t and TPU 8i are aimed at large-scale model training, serving, and agentic workloads.

Contact Us

Got questions? Use the form to contact us.

Contact Form

Clicking next sends a verification code to your email. After verifying, you can enter your message.