Plan unveiled to boost UK semiconductor industry with artificial intelligence-enabled design

A new scheme aims to supercharge UK chip design by giving designers access to artificial intelligence-based tools and low-cost foundry capacity.

Ed has launched an initiative targeting the UK´s semiconductor sector by leveraging excess mature node manufacturing capacity and integrating artificial intelligence into chip design processes. Recognizing industry-wide foundry utilization hovering at 70–75%, Ed sees this as a unique chance to secure future fabrication services at favorable prices by organizing a fund to tap into this availability.

The strategy centers on mobilizing every UK semiconductor entity, from companies and design houses to universities, research institutes, startups, and even individual students or engineers. Participants are encouraged to submit designs or innovative ideas that could benefit from the open foundry space. Crucially, the scheme offers access to cutting-edge, artificial intelligence-enabled electronic design automation (EDA) tools for those involved. Artificial intelligence in chip design promises to dramatically accelerate time to market, optimize power and performance characteristics, reduce leakage, and enhance simulation and verification. Estimates referenced suggest artificial intelligence could cut chip design durations by 30–50% and speed place-and-route steps by as much as 60%.

To govern the process, Ed has established a committee—appointing himself as chair—that will select the most promising proposals for support. The move aims to deliver a significant boost to UK chip design entrepreneurship by pairing lower fabrication costs with advanced design technologies. This empowerment, Ed notes, should create strong incentives for creatives in the field to seize the opportunity. He anticipates a surge of applications and expects his new role as a key gatekeeper will attract substantial attention within the community. Ultimately, the initiative aspires to foster a new wave of innovation and competitiveness in the UK semiconductor landscape by democratizing both access to manufacturing and next-generation design capabilities.

68

Impact Score

Intel details disaggregated Core Ultra Series 3 Panther Lake H die

Intel’s Core Ultra Series 3 Panther Lake H mobile processors use a disaggregated multi-tile design that splits compute, graphics, and I/O across different process nodes. The layout closely follows Lunar Lake, with variations in graphics tiles between mainstream and ultraportable configurations.

Pentagon surveillance powers collide with artificial intelligence limits

A dispute between the Pentagon and leading artificial intelligence companies is exposing how far US surveillance law lags behind modern data collection and analysis capabilities. Contracts, not legislation, are currently setting the boundaries for military use of powerful artificial intelligence tools.

Contact Us

Got questions? Use the form to contact us.

Contact Form

Clicking next sends a verification code to your email. After verifying, you can enter your message.