Automated Search for Artificial Life Using Foundation Models

A new framework uses vision-language foundation models to expand the discovery of artificial life, offering a novel approach to ALife research.

Foundation models have demonstrated transformative potential in various scientific fields, yet their application in Artificial Life (ALife) research has been limited. Researchers from MIT, Sakana AI, OpenAI, and The Swiss AI Lab IDSIA have introduced the Automated Search for Artificial Life (ASAL) framework, which leverages vision-language foundation models to revolutionize the discovery process in ALife studies.

ASAL is designed to work with various ALife platforms like Boids, Particle Life, Game of Life, Lenia, and Neural Cellular Automata. By using ASAL, researchers are now able to discover previously unknown lifeforms and further extend their understanding of emergent structures within these simulations. The framework allows for quantitative analysis of traditionally qualitative phenomena, and its FM-agnostic design ensures future compatibility.

The framework employs three distinct search strategies: Supervised Target Search, Open-Ended Exploration, and Illumination, which respectively align simulations with text prompts, foster innovation through historical novelty, and seek diversity by identifying unique configurations. ASAL’s adoption ushers in a scalable and innovative approach to ALife research, moving beyond manual methods, thereby setting the stage for further exploration and discovery facilitated by foundation models.

75

Impact Score

Intel Fab 52 outscales TSMC Arizona in advanced wafer production

Intel Fab 52 in Arizona is producing more than 40,000 wafers per month on its 18A node, outpacing TSMC’s current Arizona output on older process technologies. The facility highlights Intel’s focus on advanced manufacturing for its own products while TSMC keeps its leading nodes primarily in Taiwan.

Intel details packaging for 16 compute dies and 24 HBM5 modules

Intel Foundry has outlined an advanced packaging approach that combines Foveros 3D and EMIB-T interconnect to scale silicon beyond conventional reticle limits, targeting configurations with 16 compute dies and 24 HBM5 memory modules in one package. The design is built around upcoming 18A and 14A process nodes and aims to support current and future high bandwidth memory standards.

Contact Us

Got questions? Use the form to contact us.

Contact Form

Clicking next sends a verification code to your email. After verifying, you can enter your message.