Intel CEO Lip-Bu Tan Unveils AI-based Strategy to Revamp Chip Design

Intel's new CEO aims to leverage Artificial Intelligence for chip design and regain industry prominence.

In a bold move to rejuvenate Intel, newly appointed CEO Lip-Bu Tan is steering the company towards embracing advanced technologies and Artificial Intelligence for semiconductor design. Tan announced the revamp during his keynote speech at the Intel Vision conference in Las Vegas, emphasizing the importance of AI-driven system design to propel the development of a novel compute architecture platform. This pivot involves a transformation from Intel’s conventional programming practices to the innovative Software 2.0 paradigm.

Tan’s strategy comes at a time when Intel is significantly lagging in the booming market for AI data center chips, a sector dominated by rivals like Nvidia and AMD. As part of his turnaround strategy, Tan plans to shed non-core assets to focus resources on the company’s AI initiatives. This includes potential sales of units like Altera, Intel’s programmable chip division, aligning with his broader objective of prioritizing design and manufacturing prowess.

Committed to rekindling Intel’s legacy as a design and manufacturing innovator, Tan intends to transform Intel’s culture into an agile, startup-like environment that encourages creativity and engineering excellence. He aims to streamline bureaucratic hurdles and restore Intel’s foundry operations to meet high standards. These efforts are backed by Tan’s experience as the former CEO of Cadence Design Systems. However, despite the ambitious plans, industry experts express concerns about the lack of detailed execution strategies and the challenge of overtaking entrenched competitors.

73

Impact Score

Siemens debuts digital twin composer for industrial metaverse deployments

Siemens has introduced digital twin composer, a software tool that builds industrial metaverse environments at scale by merging comprehensive digital twins with real-time physical data, enabling faster virtual decision making. Early deployments with PepsiCo report higher throughput, shorter design cycles and reduced capital expenditure through physics-accurate simulations and artificial intelligence driven optimization.

Cadence builds chiplet partner ecosystem for physical artificial intelligence and data center designs

Cadence has introduced a Chiplet Spec-to-Packaged Parts ecosystem aimed at simplifying chiplet design for physical artificial intelligence, data center and high performance computing workloads, backed by a roster of intellectual property and foundry partners. The program centers on a physical artificial intelligence chiplet platform and framework that integrates prevalidated components to cut risk and speed commercial deployment.

Patch notes detail split compute and IO tiles in Intel Diamond Rapids Xeon 7

Linux kernel patch notes reveal that Intel’s upcoming Diamond Rapids Xeon 7 server processors separate compute and IO tiles and adopt new performance monitoring and PCIe 6.0 support. The changes point to a more modular architecture and a streamlined product stack focused on 16-channel memory configurations.

Contact Us

Got questions? Use the form to contact us.

Contact Form

Clicking next sends a verification code to your email. After verifying, you can enter your message.