Intel 18A Surpasses TSMC and Samsung in 2 nm Performance Race

Intel´s 18A node claims the lead in 2 nm-class chip performance, leveraging advanced power delivery and density improvements that stand to reshape the semiconductor landscape for advanced computing and Artificial Intelligence.

Intel´s new 18A node has emerged as the frontrunner in the performance battle among two nm-class semiconductor manufacturing nodes, outpacing rivals TSMC N2 and Samsung SF2, according to data from TechInsights cited by Taiwanese media. The bespoke performance scale developed by TechInsights gives Intel 18A a leading score of 2.53, compared to TSMC N2´s 2.27 and Samsung SF2´s 2.19, underscoring Intel´s enhanced competitiveness in the high-end chip sector. This edge is credited in part to Intel´s adoption of a Backside Power Delivery Network (BSPDN), a pioneering move set to debut in Panther Lake CPUs in late 2025 for testing and in early 2026 for broader shipment. The BSPDN architecture elevates layout efficiency and component utilization by 5–10%, reduces interconnect resistance, and facilitates up to a 4% ISO power performance gain due to diminished intrinsic resistance compared to legacy power routing methods.

Intel´s 18A node also marks a substantial step forward in density and power efficiency. Compared to its predecessor, Intel 3, the 18A process achieves a 15% improvement in performance per watt and enables a 30% increase in transistor density within the same area. The technology features Intel´s RibbonFET transistor design and has officially entered risk production—a crucial prelude to full-scale manufacturing expected in the latter half of 2025. The final phase focuses on validating large-scale production capability, signaling Intel´s readiness to transition to volume output and cement its position in the advanced node foundry space.

Another notable stride is the significant improvement in SRAM scaling. High-performance SRAM cells contracted from 0.03 µm² on Intel 3 to 0.023 µm² on Intel 18A, while high-density cells now measure 0.021 µm². This resizing, with scaling factors of 0.77 and 0.88 respectively, refutes prior assumptions about stagnating SRAM miniaturization. Intel´s innovative ´around-the-array´ PowerVia approach reroutes power delivery pathways directly to I/O, control, and decoder circuits, eliminating the need for frontal bit-cell power supply and boosting macro bit density to 38.1 Mbit/mm²—on par with leading rivals. Collectively, these advances position Intel 18A as a formidable force in next-generation semiconductor innovation, paving the way for future computing, Artificial Intelligence, and data center applications.

83

Impact Score

Siemens debuts digital twin composer for industrial metaverse deployments

Siemens has introduced digital twin composer, a software tool that builds industrial metaverse environments at scale by merging comprehensive digital twins with real-time physical data, enabling faster virtual decision making. Early deployments with PepsiCo report higher throughput, shorter design cycles and reduced capital expenditure through physics-accurate simulations and artificial intelligence driven optimization.

Cadence builds chiplet partner ecosystem for physical artificial intelligence and data center designs

Cadence has introduced a Chiplet Spec-to-Packaged Parts ecosystem aimed at simplifying chiplet design for physical artificial intelligence, data center and high performance computing workloads, backed by a roster of intellectual property and foundry partners. The program centers on a physical artificial intelligence chiplet platform and framework that integrates prevalidated components to cut risk and speed commercial deployment.

Patch notes detail split compute and IO tiles in Intel Diamond Rapids Xeon 7

Linux kernel patch notes reveal that Intel’s upcoming Diamond Rapids Xeon 7 server processors separate compute and IO tiles and adopt new performance monitoring and PCIe 6.0 support. The changes point to a more modular architecture and a streamlined product stack focused on 16-channel memory configurations.

Contact Us

Got questions? Use the form to contact us.

Contact Form

Clicking next sends a verification code to your email. After verifying, you can enter your message.